Performance of a next generation active subretinal chip
نویسندگان
چکیده
Retina Implants have the purpose to restore visual perception in blind patients suffering from retinitis pigmentosa (RP) and eventually also age-related macular degeneration (AMD). Electrical stimulation of the remaining retinal nerve fibre layers leads to visual sensations (phosphenes) [1, 2]. Our retina implant consisting of a light sensitive CMOS chip (1,500 pixels) and 16 separate direct stimulation electrodes was recently tested successfully in a clinical pilot study. A detailed analysis of our clinical data resulted in a redesign of the CMOS chip. This next generation retina chip is manufactured by Austria Microsystems (AMS). It is now available for tests in dry and wet environment.
منابع مشابه
A Novel Reference Current Calculation Method for Shunt Active Power Filters using a Recursive Algebraic Approach
This paper presents a novel method to calculate the reference source current and the referencecompensating current for shunt active power filters (SAPFs). This method first calculates theamplitude and phase of the fundamental load current from a recursive algebraic approach blockbefore calculating the displacement power factor. Next, the amplitude of the reference mains currentis computed with ...
متن کاملMorphological changes in injured retinal pigment epithelium and photoreceptor cells after transplantation of stem cells into subretinal space
Introduction: Degenerative retinal diseases are main cause of irreversible blindness. Stem cells therapy is a promising way in these diseases. Therefore, mesenchymal stem cells because of its safety can produce degenerated cells and can play important role in treatment. The aim of this study was to examine morphological changes in injured retinal pigment epithelium (RPE) and photoreceptor cells...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملRenesas Technology to Release SH7776 (SH-Navi3), Industry’s First Dual-Core SoC with Built-in Image Recognition Processing Function for Car Information Terminals
Tokyo, January 19, 2009 — Renesas Technology Corp. today announced the SH7776 (SH-Navi3), a dual-core system-on-chip (SoC) device with on-chip enhanced graphics functions and a highperformance image recognition processing function for the next generation high-performance car information terminals that evolved from car navigation systems. The SH7776 (SH-Navi3) integrates two CPU cores on a singl...
متن کاملUnderstanding How the New Intel® HyperFlexTM FPGA Architecture Enables Next- Generation High-Performance Systems
To address the ever increasing bandwidth requirements of next-generation high-performance systems, FPGA vendors are continually making incremental improvements in their device architectures. Even with these advanced architectures, designers often resort to implementing their designs using very wide on-chip buses. In fact, on-chip buses of 512, 1,024 or 2,048 bits wide are increasingly common. A...
متن کامل